Follow
Dr. Jhansirani Jena
Dr. Jhansirani Jena
Asst. Prof., Siksha 'O' Anusandhan (Deemed to be university)
Verified email at soa.ac.in - Homepage
Title
Cited by
Cited by
Year
Strain-engineering in nanowire field-effect transistors at 3 nm technology node
TP Dash, S Dey, S Das, E Mohapatra, J Jena, CK Maiti
Physica E: Low-dimensional Systems and Nanostructures 118, 113964, 2020
242020
Strain induced variability study in Gate-All-Around vertically-stacked horizontal nanosheet transistors
E Mohapatra, TP Dash, J Jena, S Das, CK Maiti
Physica Scripta 95 (6), 065808, 2020
192020
Design study of gate-all-around vertically stacked nanosheet FETs for sub-7nm nodes
E Mohapatra, TP Dash, J Jena, S Das, CK Maiti
SN Applied Sciences 3, 1-13, 2021
172021
Design and simulation of vertically-stacked nanowire transistors at 3 nm technology nodes
S Dey, J Jena, E Mohapatra, TP Dash, S Das, CK Maiti
Physica Scripta 95 (1), 014001, 2019
162019
Vertically-Stacked Silicon Nanosheet Field Effect Transistors at 3nm Technology Nodes
TP Dash, S Dey, E Mohapatra, S Das, J Jena, CK Maiti
2019 Devices for Integrated Circuit (DevIC), 99-103, 2019
152019
Design of Solar Powered Battery Charger: An Experimental Verification
D Mohapatra, S Padhee, J Jena
2018 IEEE International Students' Conference on Electrical, Electronics and …, 2018
142018
Stress-Induced Variability Studies in Tri-Gate FinFETs with Source/Drain Stressor at 7 nm Technology Nodes
TP Dash, J Jena, E Mohapatra, S Dey, S Das, CK Maiti
Journal of Electronic Materials, 1-15, 2019
132019
Performance comparison of strained-SiGe and bulk-Si channel FinFETs at 7 nm technology node
TP Dash, S Dey, S Das, J Jena, E Mohapatra, CK Maiti
Journal of Micromechanics and Microengineering 29 (10), 104001, 2019
102019
Performance and Opportunities of Gate-All-Around Vertically-Stacked Nanowire Transistors at 3nm Technology Nodes
S Dey, TP Dash, E Mohapatra, J Jena, S Das, CK Maiti
2019 Devices for Integrated Circuit (DevIC), 94-98, 2019
102019
Performance Analysis of Sub-10nm Vertically Stacked Gate-All-Around FETs
E Mohapatra, TP Dash, J Jena, S Das, CK Maiti
2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS), 331-334, 2020
62020
Fin Shape Dependence of Electrostatics and Variability in FinFETs
J Jena, TP Dash, E Mohapatra, S Dey, S Das, CK Maiti
Journal of Electronic Materials 48 (10), 6742-6752, 2019
62019
FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node
J Jena, D Jena, E Mohapatra, S Das, TP Dash
Silicon 14 (16), 10781-10794, 2022
42022
Performance Analysis of FinFETs with Strained-Si Fin on Strain-Relaxed Buffer
J Jena, TP Dash, E Mohaptra, S Das, J Nanda, CK Maiti
2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS), 327-330, 2020
42020
Performance Analysis of Si-Channel Nanosheet FETs with Strained SiGe Source/Drain Stressors
E Mohapatra, TP Dash, J Jena, S Das, J Nanda, CK Maiti
Advances in Electrical Control and Signal Systems: Select Proceedings of …, 2020
42020
Role of stress/strain mapping and random dopant fluctuation in advanced CMOS process technology nodes
TP Dash, J Jena, E Mohapatra, S Das, S Dey, CK Maiti
International Journal of Nano and Biomaterials 9 (1-2), 18-33, 2020
42020
Metal Grain Granularity Induced Variability in Gate-All-Around Si-Nanowire Transistors at 1nm Technology Node
TP Dash, S Dey, J Jena, S Das, E Mohapatra, CK Maiti
2019 Devices for Integrated Circuit (DevIC), 286-290, 2019
42019
Work-Function Variability impact on the performance of Vertically Stacked GAA FETs for sub-7nm Technology Node
E Mohapatra, D Jena, S Das, J Jena, T Dash
2022 IEEE International Conference of Electron Devices Society Kolkata …, 2022
32022
Investigation of Work Function Variation on the Electrical Performance of sub-7nm GAA FETs
E Mohapatra, TP Dash, S Das, J Jena, J Nanda, CK Maiti
2021 Devices for Integrated Circuit (DevIC), 103-106, 2021
32021
Source/Drain Stressor Design for Advanced Devices at 7 nm Technology Node
TP Dash, S Dey, S Das, J Jena, E Mahapatra, CK Maiti
Nanoscience & Nanotechnology-Asia 10 (4), 447-456, 2020
32020
Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
S Dey, TP Dash, S Das, E Mohapatra, J Jena, CK Maiti
2018 IEEE Electron Devices Kolkata Conference (EDKCON), 137-141, 2018
32018
The system can't perform the operation now. Try again later.
Articles 1–20