Follow
Mahantesh Mattada
Mahantesh Mattada
PES Institute of Technology and Management, Shivamogga
Verified email at pestrust.edu.in
Title
Cited by
Cited by
Year
Time‐to‐digital converters—A comprehensive review
MP Mattada, H Guhilot
International Journal of Circuit Theory and Applications 49 (3), 778-800, 2021
182021
Area efficient vernier Time to Digital Converter (TDC) with improved resolution using identical ring oscillators on FPGA
MP Mattada, H Guhilot
International Conference on Smart Structures and Systems-ICSSS'13, 125-130, 2013
162013
Area efficient time to digital converter (TDC) architecture with double ring-oscillator technique on FPGA for fluorescence measurement application
MP Mattad, H Guhilot, RK Kamat
2011 IEEE Recent Advances in Intelligent Computational Systems, 260-263, 2011
112011
Identification of hotspots on FPGA using Time to Digital Converter and distributed tiny sensors
MP Mattada, SM Magadum, H Guhilot
2015 2nd International Symposium on Physics and Technology of Sensors (ISPTS …, 2015
72015
Comparison between Voltage Domain and Time Domain ADCs—A Review
D Toraskar, M Mattada, H Guhilot
Int. J. Adv. Res. Comput. Commun. Eng 5 (5), 567-571, 2016
62016
Multiphase clock based vernier TDC on FPGA for on-chip temperature measurement application
S Magadum, MP Mattada, H Guhilot
2017 2nd International Conference for Convergence in Technology (I2CT), 828-831, 2017
52017
Time Domain ADC using Pulse Shrinking TDC
DD Toraskar, MP Mattada, H Guhilot
4*
62.5 ps LSB resolution multiphase clock Time to Digital Converter (TDC) implemented on FPGA
M Mattada, H Guhilot
Journal of King Saud University-Engineering Sciences 34 (6), 418-424, 2022
12022
Non-linear ADC using multiphase clock TDC
MP Mattada, H Guhilot
Int. J. Sci. Technol. Res 8 (9), 5, 2019
12019
Smart power management system for uninterrupted power supplies (UPS) with priorities
M Mattada, S Fatima, V Viswanatha, K Rasika, P Vishwanath
Global Transitions Proceedings 3 (1), 38-42, 2022
2022
TWO STAGE 10-BIT ADC WITH DELAY-LINE TDC BASED SECOND STAGE.
M Mattada, H Guhilot
Suranaree Journal of Science & Technology 28 (3), 2021
2021
Core Control System Of An Autonomous Electric Vehicle Sponsored by: Tata Technologies Limited, Pune
AF Pathan, MP Mattada
2019 International Conference on Communication and Electronics Systems …, 2019
2019
Design and implementation of line multiplier
PV Shete, MP Mattada, H Guhilot
2016 IEEE International Conference on Recent Trends in Electronics …, 2016
2016
Global Transitions Proceedings
M Mattada, S Fatima, V Viswanatha, K Rasika, P Vishwanath
Efficient Resource Scheduling in Heterogeneous Cloud Computing Systems During Run Time to Reduce Energy
S Fatima, M Mattada, V VM, S Gowre
Available at SSRN 4339952, 0
10-bit 2-stage Time to Digital Converter for Raman Spectroscopy
HG Mahantesh P Mattada
International Journal of Innovative Technology and Exploring Engineering …, 0
The system can't perform the operation now. Try again later.
Articles 1–16