Follow
Sudakar Singh Chauhan
Sudakar Singh Chauhan
Associate Professor at Guru Ghasidas Vishwavidyalaya, Bilaspur Chattisgarh
No verified email
Title
Cited by
Cited by
Year
Fake news detection on social media using k-nearest neighbor classifier
A Kesarwani, SS Chauhan, AR Nair
2020 international conference on advances in computing and communication …, 2020
1022020
A new approach to design low power CMOS flash A/D converter
SS Chauhan, S Manabala, SC Bose, R Chandel
International Journal of VLSI design & Communication Systems (VLSICS) 2 (2), 100, 2011
402011
Insights into the DC, RF/Analog and linearity performance of vertical tunneling based TFET for low-power applications
N Paras, SS Chauhan
Microelectronic Engineering 216, 111043, 2019
382019
Investigation of RF and linearity performance of electrode work‐function engineered HDB vertical TFET
S Narwal, SS Chauhan
Micro & Nano Letters 14 (1), 17-21, 2019
302019
A novel vertical tunneling based Ge-source TFET with enhanced DC and RF characteristics for prospect low power applications
N Paras, SS Chauhan
Microelectronic Engineering 217, 111103, 2019
292019
Temperature sensitivity analysis of vertical tunneling based dual metal Gate TFET on analog/RF FOMs
N Paras, SS Chauhan
Applied Physics A 125 (5), 316, 2019
282019
TCAD simulation of germanium source dopingless tunnel FET
R Juyal, SS Chauhan
2016 International Conference on Advances in Computing, Communication …, 2016
272016
Dual metal drain Ge‐source dopingless TFET with enhanced turn‐ON steep subthreshold swing and high ON‐current
N Sharma, SS Chauhan
Electronics Letters 53 (14), 960-962, 2017
262017
A new design approach to improve DC, analog/RF and linearity metrics of vertical TFET for RFIC design
SS Chauhan
Superlattices and Microstructures 122, 286-295, 2018
212018
Design of double gate vertical tunnel field effect transistor using HDB and its performance estimation
SS Chauhan
Superlattices and Microstructures 117, 1-8, 2018
182018
Enhancing analog performance and suppression of subthreshold swing using hetero-junctionless double gate TFETs
SS Chauhan, N Sharma
Superlattices and Microstructures 112, 257-261, 2017
132017
Vertical tunneling based tunnel field effect transistor with workfunction engineered hetero-gate to enhance DC characteristics
N Paras, SS Chauhan
Journal of Nanoelectronics and Optoelectronics 14 (1), 50-53, 2019
112019
Secrecy analysis of MRT/RAS system under Nakagami-m fading channels in the presence of imperfect channel state information
R Kumar, SS Chauhan
AEU-International Journal of Electronics and Communications 85, 68-73, 2018
112018
Capacity Analysis of Adaptive Transmission with Space–Time Block Codes in Spatially Correlated MIMO Nakagami- Fading Channels
SS Chauhan, S Kumar
Wireless personal communications 79 (2), 1211-1222, 2014
102014
Channel capacity of TAS/MRC system with adaptive transmission and channel estimation errors
SS Chauhan, S Kumar
Telecommunication Systems 63, 347-355, 2016
92016
An enhancement mode GaN MOSFET with AlGaN/GaN heterostructure
A Sunny, SS Chauhan
2016 International Conference on Microelectronics, Computing and …, 2016
92016
Analysis of combined data-decision fusion scheme for cognitive radio networks
G Verma, V Dhage, SS Chauhan
2018 2nd International conference on inventive systems and control (ICISC …, 2018
82018
Steep subthreshold swing analysis of dual metal drain dopingless double gate tunnel FETs based on Ge-source with High-k for low power applications
N Sharma, SS Chauhan
2017 International Conference on Computing, Communication and Automation …, 2017
82017
Si0.5Ge0.5 Single and Hetero-gate dielectric doping-less tunnel FETs
V Naik, SS Chauhan
2016 International Conference on Communication and Signal Processing (ICCSP …, 2016
82016
Supervised machine learning algorithms for fake news detection
A Kesarwani, SS Chauhan, AR Nair, G Verma
Advances in Communication and Computational Technology: Select Proceedings …, 2021
72021
The system can't perform the operation now. Try again later.
Articles 1–20