M.vinodhini
M.vinodhini
Verified email at blr.amrita.edu
Title
Cited by
Cited by
Year
Error detection and correction in semiconductor memories using 3D parity check code with hamming code
S Tambatkar, SN Menon, V Sudarshan, M Vinodhini, NS Murty
2017 International Conference on Communication and Signal Processing (ICCSP …, 2017
182017
Horizontal-vertical parity and diagonal hamming based soft error detection and correction for memories
P Raha, M Vinodhini, NS Murty
2017 International Conference on Computer Communication and Informatics …, 2017
142017
Reliable low power NoC interconnect
M Vinodhini, NS Murty
Microprocessors and Microsystems 57, 15-22, 2018
122018
Joint crosstalk avoidance with multiple bit error correction coding technique for NoC interconnect
TS Teja, TS Kiran, TVVS Narayana, M Vinodhini, NS Murty
2018 International Conference on Advances in Computing, Communications and …, 2018
92018
Reliable router architecture with elastic buffer for NoC architecture
R Louis, M Vinodhini, NS Murty
2015 International Conference on VLSI Systems, Architecture, Technology and …, 2015
82015
A fault tolerant NoC architecture with runtime adaptive double layer error control and crosstalk avoidance
M Vinodhini, K Lillygrace, NS Murty
2015 IEEE International Conference on Computational Intelligence and …, 2015
72015
Merged switch allocation and transversal with dual layer adaptive error control for Network-on-Chip switches
H Kalwad, S Neeharika, S Divya, M Vinodhini, NS Murty
2015 International Conference on VLSI Systems, Architecture, Technology and …, 2015
72015
Multi-Bit Low Redundancy Error control with Parity Sharing for NoC Interconnects
US Himaja, M Vinodhini, NS Murty
2018 3rd International Conference on Communication and Electronics Systems …, 2018
32018
Data flipping coding technique to reduce NOC link power
M Moulika, M Vinodhini, NS Murty
2017 IEEE International Conference on Computational Intelligence and …, 2017
32017
Merged arbitration and switching techniques for network on chip router
M Vinodhini, NS Murty
2017 International conference on Microelectronic Devices, Circuits and …, 2017
32017
Transition based odd/full invert coding scheme for crosstalk avoidance and low power consumption in NoC links
M Vinodhini, NS Murty
Advances in Signal and Data Processing, 279-298, 2021
12021
Transient Error Correction Coding Scheme for Reliable Low Power Data Link Layer in NoC
M Vinodhini, NS Murty, TK Ramesh
IEEE Access 8, 174614-174628, 2020
12020
Diagonal Hamming Based Multi-Bit Error Detection and Correction Technique for Memories
GM Sai, KM Avinash, LSG Naidu, MS Rohith, M Vinodhini
2020 International Conference on Communication and Signal Processing (ICCSP …, 2020
12020
Code with crosstalk avoidance and error correction for network on chip interconnects
KASS Lakshmi, AM Keerthi, KM Sri, M Vinodhini
2020 4th International Conference on Trends in Electronics and Informatics …, 2020
12020
Efficient Multi-Bit Error Tolerant design for MVM
PG Hitesh, P Venkatesh, PST Reddy, M Vinodhini
2019 3rd International conference on Electronics, Communication and …, 2019
12019
Multi-Bit Error Correction Coding with Crosstalk Avoidance using Parity Sharing Technique for NOC
S Rajagopal, M Vinodhini, NS Murty
2018 IEEE International Symposium on Smart Electronic Systems (iSES …, 2018
12018
Improving the Reliability of Embedded Memories using ECC and Built-In Self-Repair Techniques
R Manasa, G Hegde, M Vinodhini
2018 International Conference on Electrical, Electronics, Communication …, 2018
12018
A Unique Low Power Network-an-Chip Virtual Channel Router
OLM Srrayvinya, M Vinodhini, NS Murty
2017 IEEE International Conference on Computational Intelligence and …, 2017
12017
H-Matrix Based Error Correction Codes for Memory Applications
C Bhargavi, DVR Nishanth, P Nikhita, M Vinodhini
2021 International Conference on Advances in Electrical, Computing …, 2021
2021
Hamming Based Multiple Transient Error Correction Code for NoC Interconnect
M Vinodhini, NS Murty
Advances in Electrical and Computer Technologies: Select Proceedings of …, 2021
2021
The system can't perform the operation now. Try again later.
Articles 1–20