Follow
Dr. Muralidharan J
Dr. Muralidharan J
Verified email at kpriet.ac.in
Title
Cited by
Cited by
Year
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progression and Low Power Alleviation.
J Muralidharan, P Manimegalai
International Journal of Electrical & Computer Engineering (2088-8708) 7 (5), 2017
122017
An Automatic Fluid Filling Mechanism Using Delta PLC
J Muralidharan, S Saran, G Tamilkavi, S Thivakar, M Vivin
Journal of Physics: Conference Series 1937 (1), 012004, 2021
102021
A Air Cavity Based Multi Frequency Resonator for Remote Correspondence Applications
J MURALIDHARAN
9*
Role of stress triaxiality on performance of solder joints with different geometries
AYKMS Muralidharan Jayabalan , Ahmed Faisal Siddiqi , Oleg Kuzichkin
Materials Research Express, 2019
82019
Wideband Patch Antenna For Military Applications
J MURALIDHARAN
7*
On Reducing Test Data Volume for Circular Scan Architecture Using Modified Shuffled Shepherd Optimization
M Jayabalan, E Srinivas, FH Shajin, P Rajesh
Journal of Electronic Testing, 1-16, 2021
62021
Smart Shopping Trolley System using IoT
J Muralidharan, N Muthukumaran, RR Kumar, M Rubika
Journal of Physics: Conference Series 1937 (1), 012042, 2021
62021
A Literature Survey and Investigation of Various High Performance Domino Logic Circuits
MP Muralidharan J.
ARPN Journal of Engineering and Applied Sciences 11, 3456 - 3464, 2016
22016
Conceptual Improvisation on Low Power Mitigation for Domino Logic Systems using CHSK Domino Logic
J. Muralidharan and P. Manimegalai
Indian Journal of Science and Technology 9 (16), 1-8, 2016
22016
Design of Autonomous Vehicle for Transporting Harvested Fruit from Farming Field Using Raspberry Pi
J Muralidharan, EA Annmaria, PV Beme, S Gokulakkannan
2022 6th International Conference on Devices, Circuits and Systems (ICDCS …, 2022
12022
An Integrated Switching Technique for Minimizing Power Consumption Using MDFSD in Domino Logic System
DPM J. Muralidharan.
International Journal of Applied Engineering Research 11, 2298 - 2304, 2016
12016
Design Of High Precision and Frequency Full Wave Rectifier
J MURALIDHARAN
1*
Smart Safety and Accident Prevention System
J Muralidharan, LP Sindhuja, S Srinivasan, KV Sunshetha, P Surendhran
E3S Web of Conferences 399, 01006, 2023
2023
Performance Enhancement Counter with Minimal Clock Period
J Muralidharan
E3S Web of Conferences 399, 01005, 2023
2023
Design of Area Efficient, Low-Power and Reliable Transmission Gate-based 10T SRAM Cell for Biomedical Applications
S Musala, A Valluri
Journal of Engineering Research, 2021
2021
SEGMENTATION OF GLAUCOMA DISEASE BASED ON MODIFIED KERNEL FUZZY C-MEANS ALGORITHM FOR HEALTHCARE APPLICATIONS
DJM Dr. V. Arulkumar, Ms. Dhivya, Dr. P.G. Om Prakash, A. Ranjith
Turkish Journal of Physiotherapy and Rehabilitation 32 (3), 985-995, 2021
2021
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
MPA Dr. Muralidharan J, Dr. Senthisivakumar M
International Conference on Advances in Computing, Communication, Automation …, 2020
2020
IoT Enabled Closed-Circuit Television Surveillance Monitoring using Backward-Channel Compression
DMJ M P Rajakumar, K.Kavitha, Dr. M. Prasad, Dr K. Sampath Kumar
European Journal of Molecular & Clinical Medicine 7 (2), 3258-3263, 2020
2020
Design of High Performance and Functional Verification of DSP Board using VLSI Architecture
PK Dr. Muralidharan J, Dr.R.Dhanagopal
Journal of Critical Reviews 17 (4), 1761-1764, 2020
2020
Area efficient design of a redundant binary multiplier using modified partial product generator and Compressors
Dr. Anand Anbalagan, Dr. K.Arun, Dr J.Muralidharan, P.Karthikeyan
Journal of Critical Reviews 7 (13), 1800-1805, 2020
2020
The system can't perform the operation now. Try again later.
Articles 1–20