Follow
Dr.Kalamani C
Dr.Kalamani C
Professor-Tamilnadu College of Engineering
Verified email at tnce.in
Title
Cited by
Cited by
Year
Design of Differential LNA and Double Balanced Mixer using 180 nm CMOS Technology
C Kalamani
Microprocessors and Microsystems 71 (1), -, 2019
162019
Design and Implementation of 4 Bit Multiplier Using Fault Tolerant Hybrid Full Adder
C Kalamani, VA Karthick, S Anitha, KK Kumar
International Journal of Electrical, Electronic and Communication Sciences …, 2017
62017
A combined compatible block coding and run length coding techniques for test data compression
C Kalamani, K Paramasivam
World Appl. Sci. J. 32 (11), 2229-2233, 2014
32014
Design Of Adiabatic Circuits With Reversible Logic Based Full Adder And Multiplier In Current-Mode Logic Circuits For Efficient Power Dissipation
C Kalamani, VS Nishok, A Asha, S Saravanakumar
Optik, 170438, 2022
22022
Hybrid encoding for test data compression
C Kalamani, M Mayilsamy, V Rukkumani, K Srinivasan, RM Kumar, ...
Microprocessors and Microsystems 77, 103169, 2020
22020
VHDL based turbo encoder and decoder using cadence’
MCK A.Amutha,G.Dharaniraja, R.Maheswari
International Conference on recent trends in engineering and Technology., 2016
2*2016
Survey of Low Power Testing Using Compression Techniques
C Kalamani, DK Paramasivam
International Journal of Electronics & Communication Technology 4 (4), 13-18, 2013
22013
The design and implementation of folded adaptive lattice filter structures in FPGA for ECG signals
C Kalamani, S Kamatchi, S Sasikala, L Murali
Automatika 64 (4), 772-782, 2023
12023
A Modified Run Length Coding Technique for Test Data Compression Based on Multi-Level Selective Huffman Coding
C Kalamani
International Journal of Electronics and Communication Engineering 11 (1 …, 2017
12017
Test Data Compression using a hybrid of bitmask dictionary and 2n Pattern Runlength Coding Methods
C Kalamani, K Paramasivam
World Academy of Science, Engineering and Technology 9 (3), 1289-1294, 2015
12015
Design of encoder and decoder using reversible logic gates
C Kalamani, R Murugasami, S Usha, S Saravanakumar
Measurement: Sensors 31, 100989, 2024
2024
An efficient reconfigurable FIR filter design with coefficient optimization using a modified bacterial foraging optimization algorithm
C Kalamani, S Lekashri, AN Duraivel, T Selvin Retna Raj
Automatika 65 (1), 290-303, 2024
2024
ASIC Flash Analog to Digital Convertor Using Operational Amplifier
RPV C.Kalamani , Ram Karthik Kumar K., Kalai Selvi B.
Tuijin Jishu\journal of Propulsion Technology 44 (6), 2437-2444, 2023
2023
Design and Simulation of Microstrip Patch Antenna Using Circular Structure
Kalamani.C, Abiramasundari.S,Dhanasekar.j
2023 9th International Conference on Advanced Computing and Communication …, 2023
2023
Design of Power Delay Efficient Wallace Muliplier
C Kalamani., Dharani, Vanjipriya, I Niranjana. M
2023 9th International Conference on Advanced Computing and Communication …, 2023
2023
IoT based Smart Intravenous Fluids (IV) Drip Monitoring and Reverse Blood Flow Prevention System
V Kumar M, R Sundar. G, M K, K C, S S
IEEE-2023 International Conference on Intelligent Data Communication …, 2023
2023
Design of Power and Delay Efficient Fault Tolerant Adder
C Kalamani, VK Perumal, MV Kumar, J Muralidharan
2023 Third International Conference on Artificial Intelligence and Smart …, 2023
2023
ACCIDENT PREVENTION IN HILLY AREAS BY ALERT SYSTEM
C Kalamani
JOURNAL OF ENGINEERING, COMPUTING & ARCHITECTURE 12 (6), 190-197, 2022
2022
HAND GESTURE CONTROLLED CAR
Dr.Kalamani C, Saamsundar K V , Mithun Adthiya P V
JOURNAL OF ENGINEERING, COMPUTING & ARCHITECTURE 12 (6), 112-120, 2022
2022
Automatic Head Gesture Controlled Robot
K C, P Kumar S, K V, V Rahul M
IEEE-2022 International Conference on Communication, Computing and Internet …, 2022
2022
The system can't perform the operation now. Try again later.
Articles 1–20