Loading...
The system can't perform the operation now. Try again later.
Citations per year
Duplicate citations
The following articles are merged in Scholar. Their
combined citations
are counted only for the first article.
Merged citations
This "Cited by" count includes citations to the following articles in Scholar. The ones marked
*
may be different from the article in the profile.
Add co-authors
Co-authors
Follow
New articles by this author
New citations to this author
New articles related to this author's research
Email address for updates
Done
My profile
My library
Metrics
Alerts
Settings
Sign in
Sign in
Get my own profile
Cited by
All
Since 2020
Citations
30
30
h-index
3
3
i10-index
1
1
0
18
9
2021
2022
2023
2024
2
5
17
6
Follow
Sathishkumar M
Assistant Professor (Senior Grade), National Engineering College
No verified email
Device Modeling
Articles
Cited by
Title
Sort
Sort by citations
Sort by year
Sort by title
Cited by
Cited by
Year
Performance evaluation of gate engineered InAs–Si heterojunction surrounding gate TFET
M Sathishkumar, TSA Samuel, K Ramkumar, IV Anand, SB Rahi
Superlattices and Microstructures 162, 107099
, 2022
19
2022
A detailed review on heterojunction tunnel field effect transistors
M Sathishkumar, TSA Samuel, P Vimala
2020 International Conference on Emerging Trends in Information Technology …
, 2020
6
2020
Performance analysis of HfO2-SiO2 stacked oxide quadruple gate tunnel field effect transistor for improved ON current. Silicon
M Sathishkumar, TSA Samuel, P Vimala, D Nirmal
3
*
2021
Design ff Low Power Multiplier Unit using Wallace Tree Algorithm
R Krishnaveni, B Sivaranjani, PS Priya, M Sathishkumar, IV Anand
2
2020
The system can't perform the operation now. Try again later.
Articles 1–4
Show more
Privacy
Terms
Help
About Scholar
Search help