| A HIERARCHICAL IMAGE MATTING MODEL FOR BLOOD VESSEL SEGMENTATION IN RETINAL IMAGES V S.Swathi,S.Sushma, C.Devi supraja, V.Bindusree, L.Babitha International journal of system assurance Engineering and Management, 2021 | 36* | 2021 |
| An Efficient Implementation of Programmable IIR Filter for FPGA L Babitha, U Somanaidu, CH Poojitha, K Niharika, V Mahesh, V Vijay Innovations in Signal Processing and Embedded Systems: Proceedings of …, 2022 | 23 | 2022 |
| Implementation of An Energy-Efficient Binary Square Rooter Using Reversible Logic By Applying The Non-Restoring Algorithm S Swathi, S Sushma, V Bindusree, L Babitha, GK Sukesh, ... 2021 2nd International Conference on Communication, Computing and Industry 4 …, 2021 | 1 | 2021 |
| Energy-Efficient Binary Square Rooter Using Reversible Logic By Applying The Non-Restoring Algorithm S Swathi, S Sushma, V Bindusree, L Babitha, GK Sukesh, ... IEEE, 2022 | | 2022 |
| A Review paper on Optimized Reconfigurable Cell Array UG Chary, L Babitha, K Gopi, KC Kumar, KH Kishore 2021 5th International Conference on Electronics, Communication and …, 2022 | | 2022 |
| DEFERRAL ENHANCED FULLADDER PROPOSAL FOR HIGHSPEED VLSI APPLICATIONS LB V.Bindusree,C.Devi supraja Journal of Critical Reviews 7 (09), 5, 2020 | | 2020 |
| ANALYSIS OF CLOCKFEEDTHROUGH ERROR REDUCTION IN CMOS ANALOG AND DIGITAL CIRCUITS AT 180 nm TECHNOLOGY NODE IBKR Udari Gnaneshwara chary, J. Yeshwanth Reddy, L. Babitha International Journal of Pure and Applied Mathematics 120 (6), 12, 2018 | | 2018 |
| A Low Power DBI Based CRC Design Using GDI Technology L Babitha, C Vandana, M Swathi, UG Chary International Journal of Research in Signal Processing, Computing …, 2017 | | 2017 |
| A Low Power DBI based CRC Design using GDI technology UGC L.Babitha,CH.Vandana,M.Swathi International Journal of Research in Signal Processing, Computing …, 2017 | | 2017 |
| 500nW A LOW POWER SWITCHED CAPACITOR BASED ACTIVE LOW PASS FILTER FOR BIOMEDICAL APPLICATIONS LBVC U. Gnaneshwara chary International Journal of VLSI design & Communication Systems (VLSICS) 7 (DOI …, 2016 | | 2016 |
| ESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS UGC MADDELA SURENDER,LOKULA BABITHA International Journal Of Technical & Scientific Research 2 (1), 6, 2014 | | 2014 |
Rajeev Ratna VallabhuniBayview Asset Management, LLCVerified email at ieee.org
