Loading...
The system can't perform the operation now. Try again later.
Citations per year
Duplicate citations
The following articles are merged in Scholar. Their
combined citations
are counted only for the first article.
Merged citations
This "Cited by" count includes citations to the following articles in Scholar. The ones marked
*
may be different from the article in the profile.
Add co-authors
Co-authors
Follow
New articles by this author
New citations to this author
New articles related to this author's research
Email address for updates
Done
My profile
My library
Metrics
Alerts
Settings
Sign in
Sign in
Get my own profile
Follow
Keerthi Sagar Kokkiligadda
Ph. D research scholar, Department of Electrical Engineering, Indian Institute of Technology, Bomay
Verified email at iitb.ac.in
Computer Architecture
STT-MRAM Cache
Processor Design
Title
Sort
Sort by citations
Sort by year
Sort by title
Cited by
Cited by
Year
Efficient and Failure Aware ECC for STT-MRAM Cache Memory
KS Kokkiligadda, Y Gupta, L Bhargava
VLSI Design and Test: 22nd International Symposium, VDAT 2018, Madurai …
, 2019
2019
The system can't perform the operation now. Try again later.
Show more
Privacy
Terms
Help
About Scholar
Search help
