Sabine Glesner
Sabine Glesner
Professor für Informatik, Technische Universität Berlin
Verified email at tu-berlin.de - Homepage
TitleCited byYear
Model checking SystemC designs using timed automata
P Herber, J Fellmuth, S Glesner
Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware …, 2008
882008
Towards verified model transformations
H Giese, S Glesner, J Leitner, W Schäfer, R Wagner
Proc. of the 3rd International Workshop on Model Development, Validation and …, 2006
862006
Constructing flexible dynamic belief networks from first-order probabilistic knowledge bases
S Glesner, D Koller
European Conference on Symbolic and Quantitative Approaches to Reasoning and …, 1995
731995
Slicing MATLAB simulink models
R Reicherdt, S Glesner
Proceedings of the 34th International Conference on Software Engineering …, 2012
532012
Optimizing code generation from SSA form: A comparison between two formal correctness proofs in Isabelle/HOL
JO Blech, S Glesner, J Leitner, S Mülling
Electronic Notes in Theoretical Computer Science 141 (2), 33-51, 2005
402005
Formal verification of java code generation from UML models
JO Blech, S Glesner, J Leitner
Fujaba Days 2005, 49-56, 2005
392005
Using program checking to ensure the correctness of compiler implementations
S Glesner
J. UCS 9 (3), 191-222, 2003
322003
Verifix: Konstruktion und Architektur verifizierender Übersetzer (Verifix: Construction and Architecture of Verifying Compilers)
S Glesner, G Goos, W Zimmermann
IT-Information Technology 46 (5), 265-276, 2004
282004
Transforming SystemC transaction level models into UPPAAL timed automata
P Herber, M Pockrandt, S Glesner
Proceedings of the Ninth ACM/IEEE International Conference on Formal Methods …, 2011
252011
Mass flow, energy flow and costs of the German building stock
N Kohler, B Schwaiger, B Barth, M Koch
CIB 2nd Int. Conf Buildings & the Environment, 9-12, 1997
241997
Formal verification of dead code elimination in Isabelle/HOL
JO Blech, L Gesellensetter, S Glesner
null, 200-209, 2005
232005
An evolutionary algorithm for the generation of timed test traces for embedded real-time systems
J Hänsel, D Rose, P Herber, S Glesner
Software Testing, Verification and Validation (ICST), 2011 IEEE Fourth …, 2011
222011
A HW/SW co-verification framework for SystemC
P Herber, S Glesner
ACM Transactions on Embedded Computing Systems (TECS) 12 (1s), 61, 2013
212013
Only the best can make it: Optimal component selection
L Gesellensetter, S Glesner
Electronic Notes in Theoretical Computer Science 176 (2), 105-124, 2007
212007
A Formal Correctness Proof for Code Generation from SSA Form in Isabelle/HOL.
JO Blech, S Glesner
GI Jahrestagung (2) 51, 449-458, 2004
212004
Verified code generation for embedded systems
SGRGB Boesler
Electronic Notes in Theoretical Computer Science 65 (2), 2002
202002
Adaptive knowledge bases in self-adaptive system design
V Klös, T Göthel, S Glesner
Software Engineering and Advanced Applications (SEAA), 2015 41st Euromicro …, 2015
182015
Formal verification of discrete-time MATLAB/Simulink models using Boogie
R Reicherdt, S Glesner
International Conference on Software Engineering and Formal Methods, 190-204, 2014
182014
Combining model checking and testing in a continuous hw/sw co-verification process
P Herber, F Friedemann, S Glesner
International Conference on Tests and Proofs, 121-136, 2009
162009
Calculating prioritized interaction test sets with constraints using binary decision diagrams
E Salecker, R Reicherdt, S Glesner
Software Testing, Verification and Validation Workshops (ICSTW), 2011 IEEE …, 2011
142011
The system can't perform the operation now. Try again later.
Articles 1–20