Follow
Manali Dhar
Manali Dhar
Verified email at phd.nitdgp.ac.in
Title
Cited by
Cited by
Year
Towards Energy-Efficient Cost-Effective Toffoli Gate Design using Quantum Cellular Automata
D Manna, C Mukherjee, A Banerjee, M Dhar, S Panda, B Maji
2023 IEEE Devices for Integrated Circuit (DevIC), 56-60, 2023
22023
Predicting Energy Dissipation in QCA-Based Layered-T Gates Under Cell Defects and Polarisation: A Study with Machine-Learning Models
M Dhar, C Mukherjee, A Banerjee, D Manna, S Panda, B Maji
Journal of Electronic Testing, 1-21, 2024
12024
Assessing the Impact of Defects on Energy Dissipation of QCA LT Gate using ML Models
M Dhar, C Mukherjee, D Manna, A Banerjee, S Panda, B Maji
2023 IEEE Devices for Integrated Circuit (DevIC), pp. 372-376, 2023
12023
EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA
M Dhar, D Roy, T Saha
The system can't perform the operation now. Try again later.
Articles 1–4