Anindya Sundar Dhar

Cited by

	All	Since 2019
Citations	1228	503
h-index	16	11
i10-index	36	14

120

20002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320245 5 10 11 23 13 17 17 12 24 33 66 48 70 69 49 79 77 66 88 88 111 90 76 50

Co-authors

Ayan PalchaudhuriIndian Institute of Technology BhubaneswarVerified email at iitbbs.ac.in
Atin MukherjeeAssistant Professor, National Institute of Technology RourkelaVerified email at nitrkl.ac.in
Indrajit ChakrabartiProfessor, Dept. of Electronics and Electrical Communication Engineering, IIT KharagpurVerified email at ece.iitkgp.ernet.in
Ashis Kumar MalProfessor of ECE, NIT DurgapurVerified email at ece.nitdgp.ac.in
Subrahmanyam MulaAssistant Professor at IIT PalakkadVerified email at iitpkd.ac.in
V C GogineniUniversity of Southern DenmarkVerified email at mmmi.sdu.dk
Koushik MaharatnaProfessor, School of Electronics and Computer Science, University of SouthamptonVerified email at ecs.soton.ac.uk
avishek sinha royLogic Design Engineer at IBM (ISDL)Verified email at ibm.com
Dr Lakshmi Boppana, PhD(IIT, Kharag...Professor, National institute of Technology, WarangalVerified email at nitw.ac.in
Mamata PanigrahyAsst. ProfessorVerified email at kiit.ac.in
Arindam BasuProfessor, City University of Hong Kong (past Associate Professor of EEE at NTU)Verified email at cityu.edu.hk
Mrityunjoy Chakraborty (Latest)Professor, E & ECE, IIT, KharagpurVerified email at ece.iitkgp.ernet.in
TANMAI KULSHRESHTHADayalbagh Educational Institute AgraVerified email at dei.ac.in
Dr. Achintya HalderTexas Instruments Inc; Ex-Assistant Professor at IIT KharagpurVerified email at ece.iitkgp.ernet.in
Rajarshi MahapatraAssociate Professor, IIIT Naya RaipurVerified email at ieee.org
Debasish DattaProfessor (Retired), IIT Kharagpur, IndiaVerified email at ece.iitkgp.ac.in
Rohan MukherjeeAssociate Professor, International Management Institute KolkataVerified email at imi-k.edu.in
Debasis SamantaProfessor, Computer Science & Engineering, Indian Institute of Technology KharagpurVerified email at iitkgp.ac.in
Monalisa SarmaAssistant Professor of Reliability EngineeringVerified email at iitkgp.ac.in
Rakesh BiswasIndian Institute of Information Technology GuwahatiVerified email at iiitg.ac.in

Anindya Sundar Dhar

Professor, Dept. of Electronics and Electrical Communication Engineering, Indian Institute of

Verified email at ece.iitkgp.ernet.in

VLSI Architecture Design


Title Sort by citations Sort by year Sort by title	Cited by Cited by	Year
CORDIC architectures: A survey B Lakshmi, AS Dhar VLSI design 2010 (1), 794891, 2010	118	2010
FPGA realization of a CORDIC based FFT processor for biomedical signal processing A Banerjee, AS Dhar, S Banerjee Microprocessors and Microsystems 25 (3), 131-142, 2001	92	2001
A VLSI array architecture for realization of DFT, DHT, DCT and DST K Maharatna, AS Dhar, S Banerjee Signal Processing 81 (9), 1813-1822, 2001	71	2001
An array architecture for fast computation of discrete Hartley transform AS Dhar, S Banerjee IEEE transactions on circuits and systems 38 (9), 1095-1098, 1991	70	1991
CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis KC Ray, AS Dhar IEE Proceedings-Circuits, Devices and Systems 153 (6), 539-544, 2006	39	2006
Real-time fault-tolerance with hot-standby topology for conditional sum adder A Mukherjee, AS Dhar Microelectronics Reliability 55 (3-4), 704-712, 2015	36	2015
Architectural design and FPGA implementation of radix-4 CORDIC processor K Bhattacharyya, R Biswas, AS Dhar, S Banerjee Microprocessors and Microsystems 34 (2-4), 96-101, 2010	32	2010
A trigonometric formulation of the LMS algorithm for realization on pipelined CORDIC M Chakraborty, AS Dhar, MH Lee IEEE Transactions on Circuits and Systems II: Express Briefs 52 (9), 530-534, 2005	29	2005
Algorithm and architecture design of adaptive filters with error nonlinearities S Mula, VC Gogineni, AS Dhar IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (9 …, 2017	25	2017
Algorithm and VLSI architecture design of proportionate-type LMS adaptive filters for sparse system identification S Mula, VC Gogineni, AS Dhar IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (9 …, 2018	24	2018
VLSI architecture for parallel radix-4 CORDIC B Lakshmi, AS Dhar Microprocessors and Microsystems 37 (1), 79-86, 2013	24	2013
VLSI architecture for low latency radix-4 CORDIC B Lakshmi, AS Dhar Computers & Electrical Engineering 37 (6), 1032-1042, 2011	24	2011
CORDIC unit K Maharatna, E Grass, B Swapna, DA Sundar US Patent 7,606,852, 2009	21	2009
FPGA implementation of discrete fractional Fourier transform M Prasad, KC Ray, AS Dhar 2010 International Conference on Signal Processing and Communications (SPCOM …, 2010	20	2010
Low-delay parallel architecture for fractal image compression M Panigrahy, I Chakrabarti, AS Dhar Circuits, Systems, and Signal Processing 35, 897-917, 2016	19	2016
Efficient implementation of scan register insertion on integer arithmetic cores for FPGAs A Palchaudhuri, AS Dhar 2016 29th International Conference on VLSI Design and 2016 15th …, 2016	18	2016
Robust proportionate adaptive filter architectures under impulsive noise S Mula, VC Gogineni, AS Dhar IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (5 …, 2019	15	2019
Built-in fault localization circuitry for high performance FPGA based implementations A Palchaudhuri, AS Dhar Journal of Electronic Testing 33, 529-537, 2017	15	2017
A variable RF carrier modulation scheme for ultralow power wireless body-area network A Ghosh, A Halder, AS Dhar IEEE Systems Journal 6 (2), 305-316, 2011	15	2011
A novel approach for fast and accurate mean error distance computation in approximate adders AS Roy, AS Dhar 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2018	14	2018

The system can't perform the operation now. Try again later.

Articles 1–20

Citations per year

Duplicate citations

Merged citations

Add co-authorsCo-authors

Follow

Cited by

Co-authors