| The impact of a recessed Δ-shaped gate in a vertical CAVET AlGaN/GaN MIS-HEMT for high-power low-loss switching applications A Danielraj, S Deb, A Mohanbabu, RS Kumar Journal of Computational Electronics, 1-12, 2022 | 25 | 2022 |
| T-gate ALGaN/GaN HEMT with effective recess engineering for enhancement mode operation DR Androse, S Deb, SK Radhakrishnan, E Sekar Materials Today: Proceedings 45, 3556-3559, 2021 | 17 | 2021 |
| High-performance multi-RNS-assisted concurrent RSA cryptosystem architectures S Elango, P Sampath, S Raja Sekar, SP Philip, A Danielraj Journal of Circuits, Systems and Computers 32 (15), 2350255, 2023 | 6 | 2023 |
| Noise characterisation of GaN current aperture vertical electron transistor metal‐insulated semiconductor field effect transistor with Δ‐shaped gate for low noise radio … V Janakiraman, A Mohanbabu, S Maheswari, A Daniel Raj, S Deb, ... International Journal of RF and Microwave Computer‐Aided Engineering 32 (11 …, 2022 | 3 | 2022 |
| Design and analysis of high-performance carry skip adder using various full adders S Kumar, S Deb, V Sugirdan, S Soundar 2021 Smart Technologies, Communication and Robotics (STCR), 1-5, 2021 | 3 | 2021 |
| Design and implementation of amba apb protocol J Mukunthan, AD Raj, S Keerthivadana, R Kiruthika, T Shruthi, S Snegasri IOP Conference Series: Materials Science and Engineering 1084 (1), 012050, 2021 | 3 | 2021 |
| FPGA implementation of ECC enabled multi-factor authentication (E-MFA) protocol for IoT based applications SR Sekar, S Elango, SP Philip, AD Raj Microelectronic Devices, Circuits and Systems: Second International …, 2021 | 3 | 2021 |
| Design and analysis of high-performance carry skip adder using various full adders A Daniel Raj, R Saravana Kumar, S Deb, M Vignesh Roshan, V Sugirdan, ... | 2 | 2021 |
| Wallace Tree Multiplier Design and Simulation with DNA Logic Gates SD A.Daniel Raj.Seeja V M Journal of VLSI Design and Signal Processing 2 (1), 1-16, 2016 | 2* | 2016 |
| Analysis of Voltage Transfer Characteristics of Nano-scale SOI CMOS Inverter with Variable Channel Length and Doping Concentration SD A.Daniyel Raj, C.Rajarajachozhan JOURNAL OF NANO- AND ELECTRONIC PHYSICS 7 (1), 01004-1 to 01004-4, 2015 | 2* | 2015 |
| Compensating Threshold Voltage Roll-Off in Nanoscale MOSFET with Parameter Adjustment SD C.Rajarajachozhan1 , A. Daniel Raj Journal of VLSI Design and Signal Processing 1 (2), 2015 | 2 | 2015 |
| Design of Reconfigurable Signed Dual Modulo Multiplier Function (DMMF) for RNS E Sekar, S Palaniswami, SP Philip, K Gavaskar, A Danielraj 2021 Smart Technologies, Communication and Robotics (STCR), 1-5, 2021 | 1 | 2021 |
| INVESTIGATION AND VLSI IMPLEMENTATION OF LINEAR CONVOLUTION ARCHITECTURE FOR FPGA BASED SIGNAL PROCESSING APPLICATIONS ADR S Elango, P Sampath, K Shoukath Ali, Sajan P Philip International Journal of Pure and Applied Mathematics 119 (16), 4607-4624, 2018 | 1 | 2018 |
| 18 Beyond Silicon A Danielraj, S Kumar Circuit Design for Modern Applications, 281, 2025 | | 2025 |
| Design of unsigned 2n+ 1 parallel residue arithmetic multiplier S Elango, P Sampath, SP Philip, AD Raj AIP Conference Proceedings 2725 (1), 2023 | | 2023 |
| Design and Analysis of High-Performance Carry Skip Adder using Various Full Adders. 2021 Smart Technologies A Daniel Raj, R Saravana Kumar, VRM Sanjoy Deb, V Sugirdan, ... Communication and Robotics (STCR), 1-5, 2021 | | 2021 |
| Simulation and Performance Analysis of Different Adder Circuits Designed with DNA Logic Gates A Daniel Raj, VM Seeja, S Deb Journal of Nanoengineering and Nanomanufacturing 6 (2), 137-145, 2016 | | 2016 |
| DNA Logic Gates to Design a 4*4 bit Carry Select Adder Circuit ADR Seeja VM South Asian Journal of Engineering and Technology 2 (10), 1-6, 2016 | | 2016 |
| Efficient design of multiplier using GDI low power cell PS A.Daniel Raj, S.Vijayalakshmi International Journal of Computer Technology and Electronics Engineering 2 (6), 2012 | | 2012 |
